Now, a research team at the Department of Electrical and Electronic Information Engineering at Toyohashi University of Technology has developed a wafer - level packaging technique to integrate a silicon large -
scale integration (LSI)
chip in a very thin film of a thickness 10 μm.